# Adarsh PATIL

## **CONTACT INFORMATION**

WEB:https://adarshpatil.inADDRESS: Edinburgh, UKEMAIL:me@adarshpatil.in, adarsh.patil@ed.ac.uk, adarsh@iisc.ac.in

#### **PROFILE SUMMARY**

I bring proven research experience at both target-oriented industry labs and blue-skies academic research. My research contributions and publications aim to holistically design next generation systems, specifically memory systems for various application domains and compute paradigms - HPC, AI, serverless. My ethos of application driven hardware research is reflected in all my works, each of which span several aspects of my proficiency

I possess effective technical communication skills and have consistently proven my ability to meet deadlines and achieve project objectives. I work well in a team as well as independently. I am a constant learner, striving to expand my sphere of understanding. My education and industry experience has helped me develop technical capabilities in several adjacent areas within computer systems - operating systems, compilers, JIT libraries, network interconnect, analytical and mathematical modeling.

#### **EDUCATION**

| August 2023 | DOCTOR OF PHILOSOPHY<br>University of Edinburgh, United Kingdom [ARM PhD Fellowship]<br>Thesis: Co-designing reliability and performance for datacenter memory<br>Advisor: Prof. Vijay Nagarajan   |
|-------------|--|
| July 2017   | M.TECH. (RESEARCH)<br>Indian Institute Of Science (IISc), Bangalore, India<br>Thesis: Heterogeneity Aware Shared DRAM Cache for Integrated Heterogeneous Architectures<br>GPA: 6.33/8.0 - magna cum laude<br>Advisor: Prof. R Govindarajan |
| May 2012    | BACHELOR OF ENGINEERING<br>Ramaiah Institute of Technology (RIT), Bangalore, India<br>GPA: 9.40/10.0 - summa cum laude   |

## **PROFESSIONAL EXPERIENCE**

| Dec 2023 - Current  | Senior Research Engineer at ARM, UK<br>Systems architecture & technology group  |
|---------------------|---|
| Apr 2023 - Nov 2023 | Postdoctoral Research Associate at UNIVERSITY OF EDINBURGH, UK  |
| (8 months)          | Algorithms for next generation cloud systems  |
| Aug 2017 - Apr 2019 | Research Scientist at INTEL CORPORATION, Bangalore, India   |
| (1 year 8 months)   | HPC Ecosystem and Applications Team   |
| Jun 2012 - Jul 2014 | Technology Analyst at GOLDMAN SACHS, Bangalore, India   |
| (2 years 1 month)   | Core Platform Engineering   |
| Jun 2011 - Aug 2011 | Summer Analyst at GOLDMAN SACHS, Bangalore, India<br>Automation workflows for datacenter resource provisioning and error triage |

## **REFERRED RESEARCH PUBLICATIONS**

| HCDS @ ASPLOS<br>2024  | UDON: A case for offloading to general purpose compute on CXL mem-<br>ory https://adar.sh/apta                                 |
|--|--|
| DSN 2023   | $\bar{A}{\rm pta:}$ Fault-tolerant object-granular CXL disaggregated memory for accelerating FaaS https://adar.sh/apta         |
| ISCA 2021  | Dvé: Improving DRAM Reliability and Performance On-Demand via<br>Coherent Replication https://adar.sh/dve                      |
| TACO 2017<br>Best Poster EECS 2017,<br>Presented HiPEAC 2018 | HAShCache: Heterogeneity-Aware Shared DRAMCache for Integrated<br>Heterogeneous CPU-GPU Systems https://adar.sh/hashcache-taco |
| Arm / UEd Confer-<br>ence 2021                               | Improving Reliability and Performance of Datacenter Systems via<br>Coherence https://adar.sh/arm-ed-conf-2021                  |
| UK Systems 2021  | FaaS with CXL Disaggregated Shared Memory  |

## Projects

| -  |   |
|--|---|
| Projects at<br>Univ of<br>Edinburgh              | <ul> <li>Redesigning datacenter co-ordination services for next generation hardware</li> <li>Novel hardware primitives for disaggregated memory</li> <li>Employing new algorithms for synchronization and scheduling</li> </ul>   |
|  | Achieving persistence through replicated disaggregated memory   |
| PROJECTS AT<br>INTEL                             | <ul> <li>Research into high-performance software, hardware, and systems for AI</li> <li>Optimized compute libraries for neural networks - libxsmm, MKL-DNN</li> <li>Architecture specific parallel algorithms - register blocking, vectorization</li> <li>Datatypes for matrix representation - low-precision, sparsity</li> <li>Hardware architecture design proposals with a deep understanding of underlying algorithms</li> </ul> |
| Projects at<br>Indian<br>Institute<br>Of Science | Address translation overheads in next generation x86 processors<br>• TLB and Pagewalk performance in multicore architectures with large<br>Die-Stacked DRAM Cache [Tech Report 2015, arXiv]<br>https://adar.sh/caffe-compiler-optimize  |
|  | <ul> <li>Program flow prediction in mobile devices</li> <li>Accuracy of hardware branch predictor in ARM processors running Android<br/>https://adar.sh/BranchPredAndroid</li> </ul>  |
|  | <ul> <li>Compiler optimization transforms to improve performance on CPUs</li> <li>Harris Corner Detection: https://adar.sh/compiler-optimize</li> <li>Caffe Neural Networks: https://adar.sh/caffe-compiler-optimize</li> </ul>   |
|  | Dynamic Scoping for C Language in Clang compiler https://adar.sh/VarMutate  |
|  | Database query optimization: Selectivity estimation of predicates in queries<br>• ESS Dimensions Reduction for Plan Bouquet https://adar.sh/Plan1kebana   |

| Projects<br>GOLDMAN SAC                    | <ul> <li>AT Architect, design and implement solutions of various virtualization</li> <li>CHS &amp; linux technologies spanning datacenter compute, storage, networking</li> </ul>  |
|--|--|
|  | <ul> <li>Hardware and OS Performance Benchmarking &amp; Analysis</li> <li>Authored an automated benchmarking framework to run and<br/>report performance by running test suites on VMs and Baremetals</li> <li>Performance analysis &amp; tuning for specialized internal apps<br/>( e.g. low Latency, high I/O, memory, network intensive )</li> <li>Test Suites - SpecJBB, kmake, blacksholes, Dhrystone,<br/>Whetstone, Hackbench, Disk tests, Network uperf, lat proc</li> </ul> |
|  | <ul> <li>Linux Containers</li> <li>Architecting and implementing Containers for Goldman Sachs Cloud</li> <li>Possess a good understanding of underlying technology<br/>Namespaces, Cgroups, SELinux, Network configuration, Libvirt API</li> </ul>   |
|  | <ul> <li>Thin client desktop VDI solution</li> <li>Engineered a Minimized and locked down Linux based solution</li> <li>Authored several PyGTK and X11 based applications for remote management, diagnostics, troubleshooting and NEA</li> <li>Network booted, kickstart and preseed based unsupervised install</li> <li>Engineered a stateless RAM-based network booted system on ARM based hardware</li> </ul>   |
|  | Engineering Nested Virtualization (Bromium vSentry) as a security solution   |
|  | Vendor Interaction and liaising – Intel, VMware, Redhat  |
| Projects at<br>M S Ramaiah<br>Inst of Tech | Spoken language identification using machine learning<br>[Bachelor's dissertation] https://adar.sh/spokenlang  |
|  | SNIDS: An Intelligent & Multiclass Support Vector Machines Based NIDS[ICECIT 2012]https://adar.sh/S-NIDSfunded by Defense Research and Development Organization (DRDO), India  |
|  | Line Birds (game) using OpenGL https://adar.sh/linebird<br>A parallel algorithm for Max Flow Algorithm using Ford-Fulkerson method<br>Lead developer of a student focused Linux Distro "ANDROMEDA Linux"   |
| Achieveme                                  | NTS AND AWARDS   |

- Founding trustee of Dr. M R Gorbal Foundation a charitable organization which aims to promote research in Physics (2022)
- Best Poster at Electrical Science Divisional Symposium at IISc (2017)
- Certificate of distinction Data Science Course, Johns Hopkins University on Coursera (2014)
- Best outgoing achiever Dept. of CSE at RIT, (2012)
- First Place at National Level Project Competition held at RIT (2012)
- Second Place at "Random Hacks of Kindness #2" hackathon (2010)

## **PROFESSIONAL ACTIVIES**

- ACM SIGARCH content editor, March 2024 Present
- Web chair HPCA 2024
- Informatics Science Communication Group, Dec 2021 Nov 2023
- ICSA@Informatics social media communication, Sept 2021 Nov 2023
- Teaching assistant/Tutor INF2C-CS, University of Edinburgh, Aug 2019 Dec 2019
- Student System Admin at CSA Department, IISc, Aug 2014 Dec 2016
- Teaching Associate for the CUDA Teaching Centre, RIT, Jan 2012 May 2012
- Chairman of VRGLINUG (GNU/Linux users group at RIT), Secretary and member of executive committee of IEEE, RIT Influential Member of RoboMSR, CodeMSRIT, Assoc. of Computer Engineers, 2011-12

#### MISCELLANEOUS

| STRENGTHS   | <ul> <li>Adaptability, Quick learner, Hardworking and Dedication</li> <li>Effective communicator and good leadership skills</li> <li>Always updated with latest technology and trends of market.</li> <li>Analytical and mathematical problem solving ability</li> </ul>                                    |  |
|-------------|---|--|
| Hobbies     | <ul> <li>Avid endurance athlete: 2 full and 18 half marathons, stadium runs, 100K cycle</li> <li>Hiking enthusiast - 5 Munros, several Corbetts, coastal and trail walks</li> <li>Blogging and research communication</li> <li>Organizer: HPCA 2024, TEDx, Pycon India, Random Hacks of Kindness</li> </ul> |  |
| Other Links | github.com/adarshpatil<br>in.linkedin.com/in/adarshpatil  |  |
| References  | Academic References<br>Vijay Nagarajan, PhD Advisor<br>Professor, University of Edinburgh / University of Utah<br>vijay.nagarajan@ed.ac.uk, vijay@cs.utah.edu   |  |
|             | Prof. R Govindarajan, Master's Advisor<br>Professor, IISc<br>govind@serc.iisc.ernet.in  |  |
|             | Industry References   |  |

Bharat Kaul Director, Intel Parallel Computing Lab

## **Keywords**

 $\checkmark Academic research (PhD) \land Industrial research experience \land Memory architecture \land System design \land Architectural modeling and simulation \land Reliability, availability and serviceabil$  $ity (RAS) \land Coherence protocols \land CXL, OpenCAPI \land Disaggregated memory \land Serverless computing \land CPU, GPU, SoC architecture \land DRAM, HBM, HMC, DDR memory$